Intel PC28F640P33B85 (Full Array Lock) BGA(64) Device

Adapters for Automated Programmers

Adapters for Manual Programmers

Adapters for Engineering Programmers

Last Updated: 05/18/2023

IMPORTANT: This Algorithm is only for the device with FAL(Full Array Protection Locking) security feature. All Main Blocks can be locked permanently by programming the corresponding bit located in Buffer. This is an OTP operation. Device Address Buffer Address Main Memory Blocks Locked ECh 8000D5h-8000D4h 18:0(*) EDh 8000D7h-8000D6h 34:19 F0h 8000DDh-8000DCh 50:35 F1h 8000DFh-8000DEh 66:51 (*) Programming bit 0 of Device Address ECh(Buffer Address 8000D4h) locks four parameter blocks(Blocks 0-3). 64Mbit (4M x 16) Intel StrataFlash(R) Memory. This device contains 17 128-bit Protection Registers PR0 through PR16 located at address range [800000h-800007h] in the buffer. Example: PR0[0x81-0x88] is located at [800000h-80000Fh] PR1[0x8A-0x91] at [800010h-80010Fh] and so on. PR0[63:0] are permanently programmed by Intel with a unique number for each flash device. PR0[127:64] and PR1 through PR16 are one-time programmable (OTP) and available for the user to program. If one or more OTP registers are programmed the range must be set to exclude the registers or Erase/Program will fail. Once programmed the user-programmable register can be locked to prevent further programming using Device Configure menu. Once the protection register is locked the entire user segment is locked and no more user bits may be programmed. The default Device Range is set to [000000h-3FFFFFh]. Please select Entire File’ under Device Range if Protection Registers need to be included. ‘