STMicroelectronics STM32F412REY6 BGA(64) Device
Adapters for Automated Programmers
| 8th Gen | 9th Gen |
| FVE2ASMC64CSPB, FVE2ASMC64CSPB | FVE2ASMC64CSPB |
Adapters for Manual Programmers
| 8th Gen | 9th Gen |
| FVE2ASMC64CSPB, FVE2ASMC64CSPB | FVE2ASMC64CSPB |
Adapters for Engineering Programmers
Last Updated: 05/18/2023
If the device is not yet supported by your BPM programmer (Generation), request Device Support
Note
IMPORTANT: Algorithm support for this device selection is developed. Device samples are needed for QA testing and full release in BPWin.For information on how to obtain an expedited release of this device support please contact BPM Microsystems at:Inside Sales713–688-4600inside_sales@bpmmicro.comInformation on expected socket module support can be found our web page at: http://www.www.bpmmicro.com/find-your-device/**Please note that receipt of device samples and QA testing must be completed before socket module support can be validated.ARM-based 32-bit MCU with Flash
| Device Type: | ARM Cortex-M4 32-bit MCU |
| Device Memory Type: | 1024K-Byte Flash + 528-Byte OTP Area |
| Algorithm Programming Method: | Serial wire debug (SWD) |
Memory Organization:
| Memory Type |
Attributes* |
Included in DefaultRange (Y/N) | DUT Physical ByteAddress(hex) | BPWin Buffer ByteAddress(hex) |
| Flash Memory | R/W/E | Yes | 0800_0000 – 080F_FFFF | 0800_0000 – 080F_FFFF |
| OTP Area | R/W | No | 1FFF_7800 – 1FFF_79FF | 1FFF_7800 – 1FFF_79FF |
| OTP Lock Block | R/W | No | 1FFF_7A00 – 1FFF_7A0F | 1FFF_7A00 – 1FFF_7A0F |
| Option Bytes | R/W/E | No | 1FFF_C000 – 1FFF_C00F | 1FFF_C000 – 1FFF_C00F |
| Default Algorithm Range | — | — | 0800_0000 – 080F_FFFF | 0800_0000 – 080F_FFFF |
* R:Read only W: One time programmable (OTP) R/W: readable and one time programmable (OTP) R/W/E: readable and rewritable if not locked. Option Byte Mapping: RDP USER nSPRMOD and nWRPi bits can be changed under Device Config->Settings.
| Data Pattern Address | Bits [15:8] | Bits [7:0] |
| 1FFFC000h | RDP[15:8] | USER[7:5]&[3:2] reserved [4]&[1:0] |
| 1FFFC002h | Reserved | Reserved |
| 1FFFC004h | Reserved | Reserved |
| 1FFFC006h | Reserved | Reserved |
| 1FFFC008h | nSPRMOD[15] Reserved[14:8] | nWRPi[7:0] |
| 1FFFC00Ah | Reserved | Reserved |
| 1FFFC00Ch | Reserved | Reserved |
| 1FFFC00Eh | Reserved | Reserved |
| 1. | The OTP Lock Block bytes must only contain 00h or FFh. |
| 2. | Only non-reserved Option Byte bits will be checked and read. |
| 3. | The Option Bytes are not verified after the Program operation when the RDP bits are set to Read Protection Level 1 or Level 2. |
| 4. | The Erase operation will erase the entire Flash Memory including the Option Bytes. Erase will also set the device back to Read Protection Level 0 as long as the RDP bits were not programmed to Read Protection Level 2. |
| 5. | If RDP protection is set to Level 1 (Non-AAh Non-CCh) the main Flash Memory will be totally inaccessible until erase is executed. |
| 6. | If RDP protection is set to Level 2 (CCh) device’s debug interface will be disabled. Any subsequent operation on the device will fail. |
‘
BPM does not sell programmable devices, nor do we program devices directly. BPM makes programmers and accessories to make programming in-house fast, easy, and profitable.
Additional information
| 8-bit Bytes | 536854538 |
|---|---|
| Manufacturer | STMicroelectronics |
| Packages | BGA(64) |
| Part Number | STM32F412REY6 |
| Set programming | Yes |
| Vcc(program) | 3.3 |